Comment on Linus Torvalds says RISC-V will make the same mistakes as Arm and x86

shaked_coffee@feddit.it ⁨2⁩ ⁨months⁩ ago

• transientpunk@sh.itjust.works ⁨2⁩ ⁨months⁩ ago

  He doesn’t post what the mistakes will be. He said that he fears that because hardware people aren’t software people, that they will make the same mistakes that x86 made, which were then made by Arm later.

  He did mention that fixing those mistakes was faster for Arm than x86, so that brings hope that fixing the mistakes on Risc V will take less time

  source

  • MonkderDritte@feddit.de ⁨2⁩ ⁨months⁩ ago

    I think it was something with instruction sets?

    source

    • Hotzilla@sopuli.xyz ⁨2⁩ ⁨months⁩ ago

      No, it was about the prediction engines that contain security vulnerabilities. Problem is that software has no control over that, because hardware does future predictions for performance optimization.

      source

      • wewbull@feddit.uk ⁨2⁩ ⁨months⁩ ago

        Prediction is a hard problem when coupled with caches. It relatively easy to say that no speculative instruction has any effect until it’s confirmed taken if you ignore caches. However caches need to fetch information from memory to allow an instruction to evaluate, and rewinding a cache to it’s previous state on a mispredict is almost impossible. Especially when you consider that the amount of time you’re executing non-speculative code on a modern processor is very low.

        Not having predictions is consigning yourself to 1990s performance, with faster clocks.

        source
      • MonkderDritte@feddit.de ⁨2⁩ ⁨months⁩ ago

        Aah, right, that.

        source
    • Cocodapuf@lemmy.world ⁨2⁩ ⁨months⁩ ago

      I mean, that’s all chip architectures are, so yes.

      source
• SpikesOtherDog@ani.social ⁨2⁩ ⁨months⁩ ago

  Basically, his concern is that if they are not cooperating with software engineers that the product won’t be able to run AAA turns.

  It’s more of a warning than a prediction.

  source

  • catloaf@lemm.ee ⁨2⁩ ⁨months⁩ ago

    What are “AAA turns”?

    source

    • SpikesOtherDog@ani.social ⁨2⁩ ⁨months⁩ ago

      Sorry, AAA games. I was swiping on my keyboard and didn’t see the mistake.

      source

      • Reverendender@sh.itjust.works ⁨2⁩ ⁨months⁩ ago

        SwiftKey?

        source

        • -> View More Comments
• JayDee@lemmy.ml ⁨2⁩ ⁨months⁩ ago

  Instruction creep maybe? Pretty sure I’ve also seen stuff that seems to show that Torvalds is anti-speculative-execution due to its vulnurabilities, so he could also be referring to that.

  source

  • Traister101@lemmy.today ⁨2⁩ ⁨months⁩ ago

    Counterintuitive but more instructions are usually better. It enables you (but let’s be honest the compiler) to be much more specific which usually have positive performance implications for minimal if any binary size. Take for example SIMD which is hyper specific math operations on large chunks of data. These instructions are extremely specific but when properly utilized have huge performance improvements.

    source

    • JayDee@lemmy.ml ⁨2⁩ ⁨months⁩ ago

      I understand some instruction expansions today are used to good effect in x86, but that there are also a sizeable number of instructions that are rarely utilized by compilers and are mostly only continuing to exist for backwards compatibility. That does not really make me think “more instructions are usually better”. It makes me think “CISC ISAs are usually bloated with unused instructions”.

      My whole understanding is that while more specific instruction options do provide benefits, the use-cases of these instructions make up a small amount of code and often sacrifice single-cycle completion. The most commonly cited benefit for RISC is that RISC can complete more work (measured in ‘clockcycles per program’ over ‘clockrate’) in a shorter cyclecount, and it’s often argued that it does so at a lower energy cost.

      I imagine that RISC-V will introduce other standards in the future (hopefully after it’s finalized the ones already waiting), hopefully with thoroughly thought out instructions that will actually find regular use.

      I do see RISC-V proponents running simulated benchmarks showing RISC-V is more effective. I have not seen anything similar from x86 proponents, who usually either make general arguments, or worse , just point at the modern x86 chips that have decades of research, funding, and design behind them.

      Overall, I see alot of doubt that ISAs even matter to performance in any significant fashion, and I believe it for performance at the GHz/s level of speed.

      source
  • Cocodapuf@lemmy.world ⁨2⁩ ⁨months⁩ ago

    This is probably correct.

    source