You can implement a counting-thread that’s even more precise than the CPU’s timer (TSC on x86) platforms. This was shown in attacks on Intel SGX, where the rdtsc instruction to access the time-stamped counter is unavailable.

link.springer.com/chapter/…/978-3-319-60876-1_1

arxiv.org/pdf/1702.08719