Scholars_Mate

@Scholars_Mate@lemmy.world

This is a remote user, information on this page may be incomplete. View at Source ↗

⁨Comment⁩ on ⁨Framework’s first desktop is a strange—but unique—mini ITX gaming PC⁩ ⁨⁨1⁩ ⁨week⁩ ago⁩:
Apparently Framework did try to get AMD to use LPCAMM, but it just didn’t work from a signal integrity standpoint at the kind of speeds they need to run the memory at.
⁨Comment⁩ on ⁨How do I give Jellyfin permanent access to an external drive?⁩ ⁨⁨2⁩ ⁨weeks⁩ ago⁩:
What filesystem are you using on the external drive? If it is NTFS or FAT, they won’t store permissions on the filesystem, which would explain why the owner/group changes are not persistent. To fix that, you can set the uid/gid on mount in your fstab.
```
/dev/mapper/YOUR_DRIVE /path/to/mnt <fstype> rw,uid=<jellyfin_uid>,gid=<jellyfin_gid>,dmask=0002,fmask=0113
```

⁨Comment⁩ on ⁨I've set up docker services behind nginx proxy manager so they're accessible with https, but the http services are still open. How do I close them?⁩ ⁨⁨4⁩ ⁨weeks⁩ ago⁩:

Are you using the default bridge? I have a similar setup (with Traefik instead of NPM), and for each compose file am using separate networks for the internet, proxy, and backend services.

services:
  some_service:
    ...
    networks:
      - frontend_network
      - proxy_network
      - backend_network
  backend_service:
    ...
    networks:
      - backend_network
networks:
  frontend_network:
    driver: "bridge"
  proxy_network:
    driver: "bridge"
    internal: true
  backend_network:
    driver: "bridge"
    internal: true

⁨Comment⁩ on ⁨Please recommend your cheaper, reliable SSDs 2TB+ (4TB ideal)⁩ ⁨⁨1⁩ ⁨year⁩ ago⁩:
- SLC -> Single-Level Cell, i.e. 1 bit per cell
- MLC -> Multi-Level Cell, i.e. 2 bits per cell
- TLC -> Triple-Level Cell, i.e. 3 bits per cell
- QLC -> Quad-Level Cell, i.e. 4 bits per cell
The more bits per cell you store, the more dense and therefore cheaper your flash chips can be for a give capacity. The downside is that it is slower and less reliable since you have to be able to write and read exponentially more voltage states per cell, e.g. 2 states for SLC, 4 states for MLC, 8 states for TLC, etc.
⁨Comment⁩ on ⁨Recommend a game for me to play with my partner⁩ ⁨⁨1⁩ ⁨year⁩ ago⁩:
The Trine series is pretty fun. It’s a 2.5d puzzle platformer game. There are some combat bits, but most of the game is puzzles. I’d recommend the second one.
⁨Comment⁩ on ⁨Introducing Raspberry Pi 5⁩ ⁨⁨1⁩ ⁨year⁩ ago⁩:
USB 2 is 480 Mb/s, not 480 MB/s. 480 Mb/s is 60 MB/s, so the 500 MB/s from PCIe 2.0 x 1 is quite a bit faster and is about the limit of what a SATA 3 interface could do. Also, sequential throughput isn’t nearly as important as most people think. Random IO, which NVMe drives excel at will make a far more noticeable impact on real world performance.