Comment on Using LLMs to Facilitate Formal Verification of RTL
Marcelo@discuss.tchncs.de 1 year agoSorry about that, I should have spelled out RTL as Register Transfer Level in the paper. But yeah given the references to Verilog and hardware design it can be deducted…