Would that be a risk? Isn’t the whole point of RISC V that its ISA is open and free to use? That’s not the case for ARM or Intel’s x86 architecture.